JPH0131224B2 - - Google Patents

Info

Publication number
JPH0131224B2
JPH0131224B2 JP23086083A JP23086083A JPH0131224B2 JP H0131224 B2 JPH0131224 B2 JP H0131224B2 JP 23086083 A JP23086083 A JP 23086083A JP 23086083 A JP23086083 A JP 23086083A JP H0131224 B2 JPH0131224 B2 JP H0131224B2
Authority
JP
Japan
Prior art keywords
attachment
line
data
mxc
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP23086083A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60123954A (ja
Inventor
Katsuichi Hirowatari
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23086083A priority Critical patent/JPS60123954A/ja
Publication of JPS60123954A publication Critical patent/JPS60123954A/ja
Publication of JPH0131224B2 publication Critical patent/JPH0131224B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP23086083A 1983-12-07 1983-12-07 スタック処理方式 Granted JPS60123954A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23086083A JPS60123954A (ja) 1983-12-07 1983-12-07 スタック処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23086083A JPS60123954A (ja) 1983-12-07 1983-12-07 スタック処理方式

Publications (2)

Publication Number Publication Date
JPS60123954A JPS60123954A (ja) 1985-07-02
JPH0131224B2 true JPH0131224B2 (en]) 1989-06-23

Family

ID=16914437

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23086083A Granted JPS60123954A (ja) 1983-12-07 1983-12-07 スタック処理方式

Country Status (1)

Country Link
JP (1) JPS60123954A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4887192A (en) * 1988-11-04 1989-12-12 Fusion Systems Corporation Electrodeless lamp having compound resonant structure
US7795815B2 (en) 2005-11-01 2010-09-14 Seiko Epson Corporation Light source device and projector including light source device

Also Published As

Publication number Publication date
JPS60123954A (ja) 1985-07-02

Similar Documents

Publication Publication Date Title
EP0166272B1 (en) Processor bus access
US4458313A (en) Memory access control system
US4271466A (en) Direct memory access control system with byte/word control of data bus
KR960007839B1 (ko) 데이타 전송 제어 장치
US4783731A (en) Multicomputer system having dual common memories
CN87106353A (zh) 数字数据处理系统高速缓冲存储器内容的失效标记
US5845151A (en) System using descriptor and having hardware state machine coupled to DMA for implementing peripheral device bus mastering via USB controller or IrDA controller
JPS6122333B2 (en])
EP0464848A2 (en) Structure for enabling direct memory-to-memory transfer
JPH03129448A (ja) データ転送制御装置
US5794069A (en) Information handling system using default status conditions for transfer of data blocks
EP0321775B1 (en) Secure data processing system using commodity devices
JPH0131224B2 (en])
US20010007114A1 (en) Control apparatus and control method
JP3261665B2 (ja) データ転送方法及びデータ処理システム
JP3364751B2 (ja) データ転送システム
JP2752834B2 (ja) データ転送装置
JP2941005B2 (ja) 記憶制御装置
JPS6252342B2 (en])
JP2856709B2 (ja) バス間結合システム
JPS63153635A (ja) デ−タ転送速度指定方式
JPS6174045A (ja) マルチプロセツサシステムにおけるチヤネル制御方式
JPS5920031A (ja) デ−タ転送装置
JPS6027058B2 (ja) 割込み制御回路
JPS62187956A (ja) Dma制御方式